

Claims

We claim:

1 1. A digital-to-analog converter (DAC) coupled to receive at least one digital
2 input signal and a clock signal, comprising:

3 a current cell driving circuit for generating first and second
4 synchronous control signals, wherein the current cell driving circuit includes

5 a decoder to decode the digital input signal into a first and
6 second code sequence signal, and

7 a latch for latching the first and second code sequence signal
8 depending upon the clock signal and for providing the first and second
9 synchronous control signal, wherein the latch includes a plurality of
10 transistors; and

11 a current cell, having a plurality of output current source transistors, to
12 operate as a current source depending upon the first and second
13 synchronous control signals;

14 wherein the latch reduces the drain to source voltage variation of the
15 plurality of output current source transistors and reduces the coupling of
16 unwanted injection of the digital input signal and the clock signal by
17 maintaining the plurality of transistors of the latch in the off position during
18 code transitions without compromising the DAC update speed.

1 2. A digital-to-analog converter (DAC) as recited in claim 1, wherein the latch
2 comprises:

3 a first subcircuit portion having a first input node and first output node,
4 wherein the first input node coupled to receive the first differential signal to
5 enable the first differential signal to be transmitted when the clocking signal is
6 high;

7 a second subcircuit portion having a second input node and second
8 output node wherein the second input node coupled to receive the second

9 differential signal to enable the second differential signal to be transmitted
10 when the clocking signal is high;

11 a first PMOS transistor, having a gate, a drain and a source, the
12 source coupled to the power supply, the gate coupled to receive the clocking
13 signal;

14 a second PMOS transistor, having a gate, a drain and a source, the
15 source coupled to the drain of the first PMOS transistor, the gate coupled to
16 the first output node of the first subcircuit portion;

17 a third PMOS transistor, having a gate, a drain and a source, the
18 source coupled to the drain of the first PMOS transistor, the gate coupled to
19 the second output node of the second subcircuit portion;

20 a first inverter, having an input and output, the first inverter coupled
21 between the drain of the second PMOS transistor and the drain of the third
22 PMOS transistor;

23 a second inverter, having an input and output, the second inverter
24 coupled in parallel with the first inverter, wherein the input of the first inverter
25 coupled to the output of the second inverter and the output of the first inverter
26 coupled to the input of the second inverter;

27 a third inverter coupled to the drain of the second PMOS transistor;
28 and

29 a fourth inverter coupled to the drain of the third PMOS transistor.

1 3. A apparatus as recited in claim 2, wherein the first subcircuit portion
2 comprises:

3 a first NMOS transistor having a gate, a source, and a drain, the gate
4 coupled to receive the inverted clock signal,

5 a fourth PMOS transistor having a gate, a source, and a drain, the
6 gate coupled to receive the clock signal, the drain coupled to the drain of the
7 first NMOS transistor to form a first output node, the source coupled to the
8 source of the first NMOS transistor to form a first input node, the first input
9 node coupled to receive the first differential signal.

1 4. A apparatus as recited in claim 2, wherein the a second subcircuit portion
2 comprises:

3 a first NMOS transistor having a gate, a source, and a drain, the gate
4 of the NMOS transistor coupled to receive the inverted clock signal,

5 a fourth PMOS transistor having a gate, a source, and a drain, the
6 gate coupled to receive the clock signal, the drain coupled to the drain of the
7 first NMOS transistor to form a second input node, the source coupled to the
8 source of the first NMOS transistor to form a second output node, the first
9 input node coupled to receive the second differential signal.